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A B S T R A C T
An innovative Content Addressable Memory (CAM) cell with radiation hardened (RH) architecture is presented.The RH-CAM is designed using a commercial 28 nm CMOS technology. The circuit has been simulated in worst-case conditions, and the effects due to single particles have been analyzed by injecting a current pulse into a circuitnode. The proposed architecture is suitable for real-time pattern recognition tasks in harsh environments, suchas front-end electronics in the ATLAS experiment at the Large Hadron Collider (LHC) and in space applications.
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1. Introduction
The ‘‘Associative Memory’’ (AM) chip is an integrated circuit used inthe FastTracKer (FTK) system of the ATLAS experiment at CERN. TheAM-chip is a large digital chip dedicated to real-time pattern recognitionusing Content Addressable Memory (CAM) architecture [1]. The lastversion (AM06) has been designed in 65 nm CMOS [2], and employs aCAM cell called ‘‘XORAM’’, which combines a conventional 6T SRAMwith a XOR gate [3]. The FTK system does not operate close to theparticle beam, so radiation tolerance is not required, and the AM chipis not radiation hard.A radiation hardened version of the CAM cell would be suitable forharsh environments, such as space and high-energy physics detectors.Radiation effects can be divided into two main categories: total doseeffects, i.e., cumulative effects from long-term exposure, and SingleEvent Effects (SEE) that are due to the interaction with a single particle.The 28 nm CMOS technology is intrinsically tolerant to total dose effects;however, it is prone to SEE. A single particle can produce a ‘‘soft error’’,which may change the logic value stored in a memory cell, thus causinga Single Event Upset (SEU) which corrupts the information stored.Radiation hardening against SEU is addressed in next sections of thepaper.
✩ Copyright 2018 CERN for the benefit of the ATLAS Collaboration. Reproduction of this article or parts of it is allowed as specified in the CC-BY-4.0 license.
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2. Radiation hardened CAM architecture
To avoid SEU effects in the CAM, we use circuit-level design tech-niques, which do not require modifications to the fabrication process.Fig. 1 shows the schematic diagram of the new CAM cell. It is composedof two main parts.Single bit memory cell: The conventional SRAM is replaced by aDual Interlocked Storage Cell (DICE) [4], to increase the toleranceto SEU. The DICE contains duplicated data: nodes D and D1 in Fig. 1are ‘homologous’ nodes, as they have the same logic value (nodes Dnand Dn1 are the homologous pair at the opposite logic value). Tochange the value of the stored bit, both the homologous nodes must bedriven to the same logic value. Let us consider a single event affectingnode D1 (at 0). The voltage at node D1 rises, thus switching on thetransistor M4 and switching off the transistor M7. The voltage at nodeDn decreases, while the node Dn1 is in high impedance and operates asa dynamic memory element. If the DICE is not affected by other singleevents, it will recover the original state after the transient. Therefore,the DICE withstands the single event and maintains the stored bit [5].In the layout, the homologous nodes of the DICE have been physicallyseparated, to prevent a SEE from affecting both of them simultaneously(Fig. 2).
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Fig. 1. Schematic of the radiation hardened CAM (RH-CAM).
Fig. 2. Layout of the radiation hardened CAM (RH-CAM) in 28 nm CMOS.
Dual-XOR logic: In the original cell, if a particle affects one of thefour transistors of the XOR gate, the OUT signal will show an incorrectcomparison result. In the proposed cell, the dual-XOR gate compares theinput logic value that comes from BL and BLn with both the duplicatedbits, and the output goes to 0 only if the input data matches both thehomologous bits.Therefore, any transient effect on the dual-XOR logic and on the DICESRAM in stand-by is mitigated and does not affect the result.
3. Simulation of single event effects
The tolerance of the DICE against single events decreases when thememory array is accessed for write or read operations. To select one cellfor writing or reading, the whole line of the array must be selected (WL= 1), and all the cells belonging to the line become sensitive to SEU.To avoid spurious writing, all the bit lines are equalized, i.e., theyare pre-charged to an intermediate voltage (𝑉DD∕2). Then the passtransistors are turned on, and bit lines are connected to all the four nodesof the DICE. In this condition, a single event may corrupt the stored bit.If the SEE affects node D1, then the transistor M4 is switched on and thetransistor M7 is switched off (as in the previous example). However, thenode Dn1 is not in high impedance, because it is connected by the passtransistor to the bit line. The node Dn1 is discharged to 𝑉DD∕2, and also
Fig. 3. DICE simulation injecting 100 μA on node D1.
the nodes D and Dn are driven by the pass transistors towards 𝑉DD∕2.If the duration of the single event is long enough, the DICE exhibits abit-flip.We can prevent the SEU by increasing the size of transistors,to improve the dynamic memory behavior when nodes are in highimpedance. By increasing the capacitance of internal nodes, a largercharge is required for the SEU.To simulate the effect of an incident particle on sensitive nodes, weperform a circuit simulation with current injection. Let us consider anapplication where incident particles are protons with energy rangingfrom 1 MeV to 200 MeV. The linear energy transfer (LET) of protonsin silicon ranges from 0.18 MeV⋅cm2/mg to 3.6 keV⋅cm2/mg. As theaverage energy required to generate an Electron–Hole Pair (EHP) insilicon is 3.6 eV, the maximum value of the charge generated along theproton track is 1.86 fC∕μm (for 1-MeV protons). If a single transistoris affected by the charge generated along 1.5 μm of the proton path,then the charge collected is 2.8 fC. We assume that the charge givesa triangular current pulse, with a duration of 𝛥𝑡 = 50 ps.The RH-CAM cell (in Fig. 1) has the internal node pair D and D1 setat 0, and the node pair Dn and Dn1 set at 1. A triangular current pulseis injected into the node D1, to simulate a SEE on transistor M6 (Fig. 3,bottom).From circuit simulations, we have seen that a DICE with minimumsize transistors (𝑊 = 100 nm, 𝐿 = 30 nm for PMOS and NMOStransistors) is affected by a single event and exhibits a SEU when WL= 1. By increasing the transistor width to 𝑊 = 400 nm, the cell does notexhibit a SEU.
4. Conclusion
A novel Radiation Hardened CAM (RH-CAM) architecture is pre-sented. Circuit design techniques are employed to achieve high toler-ance to SEE. Simulation results confirm the robustness of the designedcell in stand-by. The SEU tolerance in read/write mode can be increasedby increasing the size of transistors.An array of RH-CAM cells can be used in read-out electronics inextreme applications such as real-time pattern recognition tasks in theATLAS experiment. It has the advantages of being programmable whileoperational by changing the stored data which is used for comparisonwith input data.
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